Advertise on podcast: World of FPGA Podcast
Rating
3from
This podcast has
37 episodes
Language
EnglishPublisher
David KirchnerExplicit
No
Date created
2023/01/03
Latest episode
2026/03/31
Average duration
18 min.
Release period
31 days
Description
Hear and learn more from the World of FPGA. This podcast will bring you basics and advanced knowledge around FPGA.
Unlock World of FPGA Podcast podcast Email contact info,
Listeners & Audience details
Email contact information
Direct podcast contact details
Listeners
Audience numbers & engagement insights
Audience details
Podcast Insights
Podcast episodes
Check latest episodes from World of FPGA Podcast podcast
WFP035 – FPGA Talk #2 Design Approaches
2026/03/31
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-special-heading-tag .heading-char{
font-size:25px;
}
.av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-subheading{
font-size:15px;
}
WoF Podcast
WFP035 – FPGA Talk #2 Design Approaches
@keyframes av_boxShadowEffect_av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 {
0% { box-shadow: 0 0 0 0 ; opacity: 1; }
100% { box-shadow: 0 0 10px 0 ; opacity: 1; }
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 img.avia_image{
box-shadow: 0 0 10px 0 ;
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 .av-image-caption-overlay-center{
color:#ffffff;
}
Shownotes
Episode 35 of the World of FPGA Podcast. Talking about Design Approaches between Glenn and David.
Welcome to the FPGA Talk #2 with the co-host Glenn Kirilow
Content of this Episode
Our journeys
Pros and cons on different approaches
Using AI and LLM
Newsletter
#mailpoet_form_1 .mailpoet_form { }
#mailpoet_form_1 .mailpoet_column_with_background { padding: 10px; }
#mailpoet_form_1 .mailpoet_form_column:not(:first-child) { margin-left: 20px; }
#mailpoet_form_1 .mailpoet_paragraph { line-height: 20px; margin-bottom: 20px; }
#mailpoet_form_1 .mailpoet_segment_label, #mailpoet_form_1 .mailpoet_text_label, #mailpoet_form_1 .mailpoet_textarea_label, #mailpoet_form_1 .mailpoet_select_label, #mailpoet_form_1 .mailpoet_radio_label, #mailpoet_form_1 .mailpoet_checkbox_label, #mailpoet_form_1 .mailpoet_list_label, #mailpoet_form_1 .mailpoet_date_label { display: block; font-weight: normal; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea, #mailpoet_form_1 .mailpoet_select, #mailpoet_form_1 .mailpoet_date_month, #mailpoet_form_1 .mailpoet_date_day, #mailpoet_form_1 .mailpoet_date_year, #mailpoet_form_1 .mailpoet_date { display: block; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea { width: 200px; }
#mailpoet_form_1 .mailpoet_checkbox { }
#mailpoet_form_1 .mailpoet_submit { }
#mailpoet_form_1 .mailpoet_divider { }
#mailpoet_form_1 .mailpoet_message { }
#mailpoet_form_1 .mailpoet_form_loading { width: 30px; text-align: center; line-height: normal; }
#mailpoet_form_1 .mailpoet_form_loading > span { width: 5px; height: 5px; background-color: #5b5b5b; }#mailpoet_form_1{border-radius: 0px;text-align: left;}#mailpoet_form_1 form.mailpoet_form {padding: 20px;}#mailpoet_form_1{width: 100%;}#mailpoet_form_1 .mailpoet_message {margin: 0; padding: 0 20px;}#mailpoet_form_1 .mailpoet_paragraph.last {margin-bottom: 0} @media (max-width: 500px) {#mailpoet_form_1 {background-image: none;}} @media (min-width: 500px) {#mailpoet_form_1 .last .mailpoet_paragraph:last-child {margin-bottom: 0}} @media (max-width: 500px) {#mailpoet_form_1 .mailpoet_form_column:last-child .mailpoet_paragraph:last-child {margin-bottom: 0}}
Please leave this field empty
When clicking on the button "Let's go..." I agree to the terms and conditions laid out in the Privacy Policy
Check your inbox or spam folder to confirm your subscription.
Follow us
Follow our LinkedIn World of FPGA Page
Intro- and outro music
The music for intro and outro is provided by Cedric Galke x Fachhochschule Dortmund with the title Happy Dance under free license.
The post WFP035 – FPGA Talk #2 Design Approaches appeared first on World of FPGA by David Kirchner.
WFP034 – FPGA High-Speed I/Os
2026/03/17
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-special-heading-tag .heading-char{
font-size:25px;
}
.av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-subheading{
font-size:15px;
}
WoF Podcast
WFP034 – FPGA High-Speed I/Os
@keyframes av_boxShadowEffect_av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 {
0% { box-shadow: 0 0 0 0 ; opacity: 1; }
100% { box-shadow: 0 0 10px 0 ; opacity: 1; }
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 img.avia_image{
box-shadow: 0 0 10px 0 ;
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 .av-image-caption-overlay-center{
color:#ffffff;
}
Shownotes
Episode 34 of the World of FPGA Podcast. When sending or receiving faster signals by an FPGA, we need an appropriate logic behind this. And also fast I/Os are important.
Content of this Episode
Highspeed connections
Some tricks about high speed on normal I/Os
Especially the shift registers
FPGA Conference 2026
Newsletter
#mailpoet_form_1 .mailpoet_form { }
#mailpoet_form_1 .mailpoet_column_with_background { padding: 10px; }
#mailpoet_form_1 .mailpoet_form_column:not(:first-child) { margin-left: 20px; }
#mailpoet_form_1 .mailpoet_paragraph { line-height: 20px; margin-bottom: 20px; }
#mailpoet_form_1 .mailpoet_segment_label, #mailpoet_form_1 .mailpoet_text_label, #mailpoet_form_1 .mailpoet_textarea_label, #mailpoet_form_1 .mailpoet_select_label, #mailpoet_form_1 .mailpoet_radio_label, #mailpoet_form_1 .mailpoet_checkbox_label, #mailpoet_form_1 .mailpoet_list_label, #mailpoet_form_1 .mailpoet_date_label { display: block; font-weight: normal; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea, #mailpoet_form_1 .mailpoet_select, #mailpoet_form_1 .mailpoet_date_month, #mailpoet_form_1 .mailpoet_date_day, #mailpoet_form_1 .mailpoet_date_year, #mailpoet_form_1 .mailpoet_date { display: block; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea { width: 200px; }
#mailpoet_form_1 .mailpoet_checkbox { }
#mailpoet_form_1 .mailpoet_submit { }
#mailpoet_form_1 .mailpoet_divider { }
#mailpoet_form_1 .mailpoet_message { }
#mailpoet_form_1 .mailpoet_form_loading { width: 30px; text-align: center; line-height: normal; }
#mailpoet_form_1 .mailpoet_form_loading > span { width: 5px; height: 5px; background-color: #5b5b5b; }#mailpoet_form_1{border-radius: 0px;text-align: left;}#mailpoet_form_1 form.mailpoet_form {padding: 20px;}#mailpoet_form_1{width: 100%;}#mailpoet_form_1 .mailpoet_message {margin: 0; padding: 0 20px;}#mailpoet_form_1 .mailpoet_paragraph.last {margin-bottom: 0} @media (max-width: 500px) {#mailpoet_form_1 {background-image: none;}} @media (min-width: 500px) {#mailpoet_form_1 .last .mailpoet_paragraph:last-child {margin-bottom: 0}} @media (max-width: 500px) {#mailpoet_form_1 .mailpoet_form_column:last-child .mailpoet_paragraph:last-child {margin-bottom: 0}}
Please leave this field empty
When clicking on the button "Let's go..." I agree to the terms and conditions laid out in the Privacy Policy
Check your inbox or spam folder to confirm your subscription.
Follow us
Follow our LinkedIn World of FPGA Page
Intro- and outro music
The music for intro and outro is provided by Cedric Galke x Fachhochschule Dortmund with the title Happy Dance under free license.
The post WFP034 – FPGA High-Speed I/Os appeared first on World of FPGA by David Kirchner.
WFP033 – FPGA I/Os
2025/10/14
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-special-heading-tag .heading-char{
font-size:25px;
}
.av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-subheading{
font-size:15px;
}
WoF Podcast
WFP033 – FPGA I/Os
@keyframes av_boxShadowEffect_av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 {
0% { box-shadow: 0 0 0 0 ; opacity: 1; }
100% { box-shadow: 0 0 10px 0 ; opacity: 1; }
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 img.avia_image{
box-shadow: 0 0 10px 0 ;
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 .av-image-caption-overlay-center{
color:#ffffff;
}
Shownotes
Episode 33 of the World of FPGA Podcast. Signals have to get into the FPGA and out of the FPGA. Here we need input/output pins. Here we will have a closer look.
Content of this Episode
I/O pad
Logic block
I/O standards
Single-Ended Standards
Differential Standards
Key Considerations for I/O Standards
Newsletter
#mailpoet_form_1 .mailpoet_form { }
#mailpoet_form_1 .mailpoet_column_with_background { padding: 10px; }
#mailpoet_form_1 .mailpoet_form_column:not(:first-child) { margin-left: 20px; }
#mailpoet_form_1 .mailpoet_paragraph { line-height: 20px; margin-bottom: 20px; }
#mailpoet_form_1 .mailpoet_segment_label, #mailpoet_form_1 .mailpoet_text_label, #mailpoet_form_1 .mailpoet_textarea_label, #mailpoet_form_1 .mailpoet_select_label, #mailpoet_form_1 .mailpoet_radio_label, #mailpoet_form_1 .mailpoet_checkbox_label, #mailpoet_form_1 .mailpoet_list_label, #mailpoet_form_1 .mailpoet_date_label { display: block; font-weight: normal; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea, #mailpoet_form_1 .mailpoet_select, #mailpoet_form_1 .mailpoet_date_month, #mailpoet_form_1 .mailpoet_date_day, #mailpoet_form_1 .mailpoet_date_year, #mailpoet_form_1 .mailpoet_date { display: block; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea { width: 200px; }
#mailpoet_form_1 .mailpoet_checkbox { }
#mailpoet_form_1 .mailpoet_submit { }
#mailpoet_form_1 .mailpoet_divider { }
#mailpoet_form_1 .mailpoet_message { }
#mailpoet_form_1 .mailpoet_form_loading { width: 30px; text-align: center; line-height: normal; }
#mailpoet_form_1 .mailpoet_form_loading > span { width: 5px; height: 5px; background-color: #5b5b5b; }#mailpoet_form_1{border-radius: 0px;text-align: left;}#mailpoet_form_1 form.mailpoet_form {padding: 20px;}#mailpoet_form_1{width: 100%;}#mailpoet_form_1 .mailpoet_message {margin: 0; padding: 0 20px;}#mailpoet_form_1 .mailpoet_paragraph.last {margin-bottom: 0} @media (max-width: 500px) {#mailpoet_form_1 {background-image: none;}} @media (min-width: 500px) {#mailpoet_form_1 .last .mailpoet_paragraph:last-child {margin-bottom: 0}} @media (max-width: 500px) {#mailpoet_form_1 .mailpoet_form_column:last-child .mailpoet_paragraph:last-child {margin-bottom: 0}}
Please leave this field empty
When clicking on the button "Let's go..." I agree to the terms and conditions laid out in the Privacy Policy
Check your inbox or spam folder to confirm your subscription.
Follow us
Follow our LinkedIn World of FPGA Page
Intro- and outro music
The music for intro and outro is provided by Cedric Galke x Fachhochschule Dortmund with the title Happy Dance under free license.
The post WFP033 – FPGA I/Os appeared first on World of FPGA by David Kirchner.
WFP032 – FPGA Routing
2025/09/30
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-special-heading-tag .heading-char{
font-size:25px;
}
.av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-subheading{
font-size:15px;
}
WoF Podcast
WFP032 – FPGA Routing
@keyframes av_boxShadowEffect_av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 {
0% { box-shadow: 0 0 0 0 ; opacity: 1; }
100% { box-shadow: 0 0 10px 0 ; opacity: 1; }
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 img.avia_image{
box-shadow: 0 0 10px 0 ;
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 .av-image-caption-overlay-center{
color:#ffffff;
}
Shownotes
Episode 32 of the World of FPGA Podcast. We have an internal digital highway inside an FPGA to connect all the different blocks. This highway has a lot of interesting features.
Content of this Episode
Routing Resources
Connection lines
Connection boxes
Switching boxes
But it depends
Routing process
Routing Algorithms
Routing key challenges
Newsletter
#mailpoet_form_1 .mailpoet_form { }
#mailpoet_form_1 .mailpoet_column_with_background { padding: 10px; }
#mailpoet_form_1 .mailpoet_form_column:not(:first-child) { margin-left: 20px; }
#mailpoet_form_1 .mailpoet_paragraph { line-height: 20px; margin-bottom: 20px; }
#mailpoet_form_1 .mailpoet_segment_label, #mailpoet_form_1 .mailpoet_text_label, #mailpoet_form_1 .mailpoet_textarea_label, #mailpoet_form_1 .mailpoet_select_label, #mailpoet_form_1 .mailpoet_radio_label, #mailpoet_form_1 .mailpoet_checkbox_label, #mailpoet_form_1 .mailpoet_list_label, #mailpoet_form_1 .mailpoet_date_label { display: block; font-weight: normal; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea, #mailpoet_form_1 .mailpoet_select, #mailpoet_form_1 .mailpoet_date_month, #mailpoet_form_1 .mailpoet_date_day, #mailpoet_form_1 .mailpoet_date_year, #mailpoet_form_1 .mailpoet_date { display: block; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea { width: 200px; }
#mailpoet_form_1 .mailpoet_checkbox { }
#mailpoet_form_1 .mailpoet_submit { }
#mailpoet_form_1 .mailpoet_divider { }
#mailpoet_form_1 .mailpoet_message { }
#mailpoet_form_1 .mailpoet_form_loading { width: 30px; text-align: center; line-height: normal; }
#mailpoet_form_1 .mailpoet_form_loading > span { width: 5px; height: 5px; background-color: #5b5b5b; }#mailpoet_form_1{border-radius: 0px;text-align: left;}#mailpoet_form_1 form.mailpoet_form {padding: 20px;}#mailpoet_form_1{width: 100%;}#mailpoet_form_1 .mailpoet_message {margin: 0; padding: 0 20px;}#mailpoet_form_1 .mailpoet_paragraph.last {margin-bottom: 0} @media (max-width: 500px) {#mailpoet_form_1 {background-image: none;}} @media (min-width: 500px) {#mailpoet_form_1 .last .mailpoet_paragraph:last-child {margin-bottom: 0}} @media (max-width: 500px) {#mailpoet_form_1 .mailpoet_form_column:last-child .mailpoet_paragraph:last-child {margin-bottom: 0}}
Please leave this field empty
When clicking on the button "Let's go..." I agree to the terms and conditions laid out in the Privacy Policy
Check your inbox or spam folder to confirm your subscription.
Follow us
Follow our LinkedIn World of FPGA Page
Intro- and outro music
The music for intro and outro is provided by Cedric Galke x Fachhochschule Dortmund with the title Happy Dance under free license.
The post WFP032 – FPGA Routing appeared first on World of FPGA by David Kirchner.
WFP031 – FPGA Memory
2025/09/16
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-special-heading-tag .heading-char{
font-size:25px;
}
.av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-subheading{
font-size:15px;
}
WoF Podcast
WFP031 – FPGA Memory
@keyframes av_boxShadowEffect_av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 {
0% { box-shadow: 0 0 0 0 ; opacity: 1; }
100% { box-shadow: 0 0 10px 0 ; opacity: 1; }
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 img.avia_image{
box-shadow: 0 0 10px 0 ;
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 .av-image-caption-overlay-center{
color:#ffffff;
}
Shownotes
Episode 31 of the World of FPGA Podcast. Memory is essential for a lot of things in your FPGA design. And FPGAs have a lot of different memory.
Content of this Episode
Flip-Flops
SRAM blocks
Ultra RAM
Flash Memory
High Bandwidth Memory
Memory-Controller
External Memory
Newsletter
#mailpoet_form_1 .mailpoet_form { }
#mailpoet_form_1 .mailpoet_column_with_background { padding: 10px; }
#mailpoet_form_1 .mailpoet_form_column:not(:first-child) { margin-left: 20px; }
#mailpoet_form_1 .mailpoet_paragraph { line-height: 20px; margin-bottom: 20px; }
#mailpoet_form_1 .mailpoet_segment_label, #mailpoet_form_1 .mailpoet_text_label, #mailpoet_form_1 .mailpoet_textarea_label, #mailpoet_form_1 .mailpoet_select_label, #mailpoet_form_1 .mailpoet_radio_label, #mailpoet_form_1 .mailpoet_checkbox_label, #mailpoet_form_1 .mailpoet_list_label, #mailpoet_form_1 .mailpoet_date_label { display: block; font-weight: normal; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea, #mailpoet_form_1 .mailpoet_select, #mailpoet_form_1 .mailpoet_date_month, #mailpoet_form_1 .mailpoet_date_day, #mailpoet_form_1 .mailpoet_date_year, #mailpoet_form_1 .mailpoet_date { display: block; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea { width: 200px; }
#mailpoet_form_1 .mailpoet_checkbox { }
#mailpoet_form_1 .mailpoet_submit { }
#mailpoet_form_1 .mailpoet_divider { }
#mailpoet_form_1 .mailpoet_message { }
#mailpoet_form_1 .mailpoet_form_loading { width: 30px; text-align: center; line-height: normal; }
#mailpoet_form_1 .mailpoet_form_loading > span { width: 5px; height: 5px; background-color: #5b5b5b; }#mailpoet_form_1{border-radius: 0px;text-align: left;}#mailpoet_form_1 form.mailpoet_form {padding: 20px;}#mailpoet_form_1{width: 100%;}#mailpoet_form_1 .mailpoet_message {margin: 0; padding: 0 20px;}#mailpoet_form_1 .mailpoet_paragraph.last {margin-bottom: 0} @media (max-width: 500px) {#mailpoet_form_1 {background-image: none;}} @media (min-width: 500px) {#mailpoet_form_1 .last .mailpoet_paragraph:last-child {margin-bottom: 0}} @media (max-width: 500px) {#mailpoet_form_1 .mailpoet_form_column:last-child .mailpoet_paragraph:last-child {margin-bottom: 0}}
Please leave this field empty
When clicking on the button "Let's go..." I agree to the terms and conditions laid out in the Privacy Policy
Check your inbox or spam folder to confirm your subscription.
Follow us
Follow our LinkedIn World of FPGA Page
Intro- and outro music
The music for intro and outro is provided by Cedric Galke x Fachhochschule Dortmund with the title Happy Dance under free license.
The post WFP031 – FPGA Memory appeared first on World of FPGA by David Kirchner.
WFP030 – FPGA Conference 2025
2025/07/22
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-special-heading-tag .heading-char{
font-size:25px;
}
.av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-subheading{
font-size:15px;
}
WoF Podcast
WFP030 – FPGA Conference 2025
@keyframes av_boxShadowEffect_av-lbdasn2o-abb509c548ba3aacb3b3a870404a7702 {
0% { box-shadow: 0 0 0 0 ; opacity: 1; }
100% { box-shadow: 0 0 10px 0 ; opacity: 1; }
}
.avia-image-container.av-lbdasn2o-abb509c548ba3aacb3b3a870404a7702 img.avia_image{
box-shadow: 0 0 10px 0 ;
}
.avia-image-container.av-lbdasn2o-abb509c548ba3aacb3b3a870404a7702 .av-image-caption-overlay-center{
color:#ffffff;
}
Shownotes
Episode 30 of the World of FPGA Podcast. It was time for a little trip again. I went to Munich to the three-day FPGA conference of PLC2 and the Vogel Verlag.
Content of this Episode
3 day FPGA Conference in Munich
FPGA Conference the biggest event in Europe
Some facts
3 days
430 Participants
128 Lectures
110 Speakers
39 Exhibitors
This year triple anniversary
40 years FPGA
30 years PLC2
10 years FPGA Conference
All my visited talks
Welcome to the Post-European Cyber Resilience Act (CRA) Era
FPGAs and the Cyber Resilience Act
Cyber Resilience Act: Planning your Security Future
Making Simple FPGA Testbenches – Utilising Important Quality Measures
A Cuckoo Hash-Based CAM Architecture for FPGA and ASIC Implementations
Elevate your Design: Security and Power Efficiency with AMD Spartan UltraScale+ FPGAs
Faster Change of Probe Signals using the Vivado Logic Analyzer
Warning! Your FPGAs & SoC FPGAs are Under Attack
Functional Safety for Hardware and Software
Security, Regulations and FPGA-Based Systems – How to Make Your System Secure
Verify the Bits that Fly : A Demonstration of Bitstream to HDL Equivalence Checking
Why VUnit?
Managing and Versioning Gateware Source Code on Git with Hog
A Baseboard Management Controller for FPGA/SoC Board Supervision and Faster Bringup
GateMate FPGA: Qualification for Radiation-Tolerant Applications
GateMate FPGA: High-Speed Transceiver (SerDes) Hands-On
Project-Based and Non-Project-Based Scripting in Vivado
Multi-Run Management Using Vivado
How to Drive Parallel High-Speed Circuits from an AMD FPGA
Next FPGA conference is from 30 June – 2 July 2026
Newsletter
#mailpoet_form_1 .mailpoet_form { }
#mailpoet_form_1 .mailpoet_column_with_background { padding: 10px; }
#mailpoet_form_1 .mailpoet_form_column:not(:first-child) { margin-left: 20px; }
#mailpoet_form_1 .mailpoet_paragraph { line-height: 20px; margin-bottom: 20px; }
#mailpoet_form_1 .mailpoet_segment_label, #mailpoet_form_1 .mailpoet_text_label, #mailpoet_form_1 .mailpoet_textarea_label, #mailpoet_form_1 .mailpoet_select_label, #mailpoet_form_1 .mailpoet_radio_label, #mailpoet_form_1 .mailpoet_checkbox_label, #mailpoet_form_1 .mailpoet_list_label, #mailpoet_form_1 .mailpoet_date_label { display: block; font-weight: normal; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea, #mailpoet_form_1 .mailpoet_select, #mailpoet_form_1 .mailpoet_date_month, #mailpoet_form_1 .mailpoet_date_day, #mailpoet_form_1 .mailpoet_date_year, #mailpoet_form_1 .mailpoet_date { display: block; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea { width: 200px; }
#mailpoet_form_1 .mailpoet_checkbox { }
#mailpoet_form_1 .mailpoet_submit { }
#mailpoet_form_1 .mailpoet_divider { }
#mailpoet_form_1 .mailpoet_message { }
#mailpoet_form_1 .mailpoet_form_loading { width: 30px; text-align: center; line-height: normal; }
#mailpoet_form_1 .mailpoet_form_loading > span { width: 5px; height: 5px; background-color: #5b5b5b; }#mailpoet_form_1{border-radius: 0px;text-align: left;}#mailpoet_form_1 form.mailpoet_form {padding: 20px;}#mailpoet_form_1{width: 100%;}#mailpoet_form_1 .mailpoet_message {margin: 0; padding: 0 20px;}#mailpoet_form_1 .mailpoet_paragraph.last {margin-bottom: 0} @media (max-width: 500px) {#mailpoet_form_1 {background-image: none;}} @media (min-width: 500px) {#mailpoet_form_1 .last .mailpoet_paragraph:last-child {margin-bottom: 0}} @media (max-width: 500px) {#mailpoet_form_1 .mailpoet_form_column:last-child .mailpoet_paragraph:last-child {margin-bottom: 0}}
Please leave this field empty
When clicking on the button "Let's go..." I agree to the terms and conditions laid out in the Privacy Policy
Check your inbox or spam folder to confirm your subscription.
Follow us
Follow our LinkedIn World of FPGA Page
Intro- and outro music
The music for intro and outro is provided by Cedric Galke x Fachhochschule Dortmund with the title Happy Dance under free license.
The post WFP030 – FPGA Conference 2025 appeared first on World of FPGA by David Kirchner.
WFP029 – FPGA DSP
2025/06/17
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-special-heading-tag .heading-char{
font-size:25px;
}
.av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-subheading{
font-size:15px;
}
WoF Podcast
WFP029 – FPGA DSP
@keyframes av_boxShadowEffect_av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 {
0% { box-shadow: 0 0 0 0 ; opacity: 1; }
100% { box-shadow: 0 0 10px 0 ; opacity: 1; }
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 img.avia_image{
box-shadow: 0 0 10px 0 ;
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 .av-image-caption-overlay-center{
color:#ffffff;
}
Shownotes
Episode 29 of the World of FPGA Podcast. How can FPGAs calculate so fast? The secret inside an FPGA is a digital signal processing block.
Content of this Episode
What does DSP stand for?
Common parts inside an DSP block
Function representation
Important facts
Newsletter
#mailpoet_form_1 .mailpoet_form { }
#mailpoet_form_1 .mailpoet_column_with_background { padding: 10px; }
#mailpoet_form_1 .mailpoet_form_column:not(:first-child) { margin-left: 20px; }
#mailpoet_form_1 .mailpoet_paragraph { line-height: 20px; margin-bottom: 20px; }
#mailpoet_form_1 .mailpoet_segment_label, #mailpoet_form_1 .mailpoet_text_label, #mailpoet_form_1 .mailpoet_textarea_label, #mailpoet_form_1 .mailpoet_select_label, #mailpoet_form_1 .mailpoet_radio_label, #mailpoet_form_1 .mailpoet_checkbox_label, #mailpoet_form_1 .mailpoet_list_label, #mailpoet_form_1 .mailpoet_date_label { display: block; font-weight: normal; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea, #mailpoet_form_1 .mailpoet_select, #mailpoet_form_1 .mailpoet_date_month, #mailpoet_form_1 .mailpoet_date_day, #mailpoet_form_1 .mailpoet_date_year, #mailpoet_form_1 .mailpoet_date { display: block; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea { width: 200px; }
#mailpoet_form_1 .mailpoet_checkbox { }
#mailpoet_form_1 .mailpoet_submit { }
#mailpoet_form_1 .mailpoet_divider { }
#mailpoet_form_1 .mailpoet_message { }
#mailpoet_form_1 .mailpoet_form_loading { width: 30px; text-align: center; line-height: normal; }
#mailpoet_form_1 .mailpoet_form_loading > span { width: 5px; height: 5px; background-color: #5b5b5b; }#mailpoet_form_1{border-radius: 0px;text-align: left;}#mailpoet_form_1 form.mailpoet_form {padding: 20px;}#mailpoet_form_1{width: 100%;}#mailpoet_form_1 .mailpoet_message {margin: 0; padding: 0 20px;}#mailpoet_form_1 .mailpoet_paragraph.last {margin-bottom: 0} @media (max-width: 500px) {#mailpoet_form_1 {background-image: none;}} @media (min-width: 500px) {#mailpoet_form_1 .last .mailpoet_paragraph:last-child {margin-bottom: 0}} @media (max-width: 500px) {#mailpoet_form_1 .mailpoet_form_column:last-child .mailpoet_paragraph:last-child {margin-bottom: 0}}
Please leave this field empty
When clicking on the button "Let's go..." I agree to the terms and conditions laid out in the Privacy Policy
Check your inbox or spam folder to confirm your subscription.
Follow us
Follow our LinkedIn World of FPGA Page
Intro- and outro music
The music for intro and outro is provided by Cedric Galke x Fachhochschule Dortmund with the title Happy Dance under free license.
The post WFP029 – FPGA DSP appeared first on World of FPGA by David Kirchner.
WFP028 – FPGA Talk #1 FPGA companies
2025/06/03
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-special-heading-tag .heading-char{
font-size:25px;
}
.av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-subheading{
font-size:15px;
}
WoF Podcast
WFP028 – FPGA Talk #1 FPGA companies
@keyframes av_boxShadowEffect_av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 {
0% { box-shadow: 0 0 0 0 ; opacity: 1; }
100% { box-shadow: 0 0 10px 0 ; opacity: 1; }
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 img.avia_image{
box-shadow: 0 0 10px 0 ;
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 .av-image-caption-overlay-center{
color:#ffffff;
}
Shownotes
Episode 28 of the World of FPGA Podcast. Talking about our favorite FPGA companies.
Welcome to the FPGA Talk with the new co-host Glenn Kirilow
Content of this Episode
Feedback
FPGA companies
AMD or XILINX
Lattice
Altera
Cologne Chip
GoWin
Atmel, Microsemi and Microchip
Use other FPGAs in future
Newsletter
#mailpoet_form_1 .mailpoet_form { }
#mailpoet_form_1 .mailpoet_column_with_background { padding: 10px; }
#mailpoet_form_1 .mailpoet_form_column:not(:first-child) { margin-left: 20px; }
#mailpoet_form_1 .mailpoet_paragraph { line-height: 20px; margin-bottom: 20px; }
#mailpoet_form_1 .mailpoet_segment_label, #mailpoet_form_1 .mailpoet_text_label, #mailpoet_form_1 .mailpoet_textarea_label, #mailpoet_form_1 .mailpoet_select_label, #mailpoet_form_1 .mailpoet_radio_label, #mailpoet_form_1 .mailpoet_checkbox_label, #mailpoet_form_1 .mailpoet_list_label, #mailpoet_form_1 .mailpoet_date_label { display: block; font-weight: normal; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea, #mailpoet_form_1 .mailpoet_select, #mailpoet_form_1 .mailpoet_date_month, #mailpoet_form_1 .mailpoet_date_day, #mailpoet_form_1 .mailpoet_date_year, #mailpoet_form_1 .mailpoet_date { display: block; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea { width: 200px; }
#mailpoet_form_1 .mailpoet_checkbox { }
#mailpoet_form_1 .mailpoet_submit { }
#mailpoet_form_1 .mailpoet_divider { }
#mailpoet_form_1 .mailpoet_message { }
#mailpoet_form_1 .mailpoet_form_loading { width: 30px; text-align: center; line-height: normal; }
#mailpoet_form_1 .mailpoet_form_loading > span { width: 5px; height: 5px; background-color: #5b5b5b; }#mailpoet_form_1{border-radius: 0px;text-align: left;}#mailpoet_form_1 form.mailpoet_form {padding: 20px;}#mailpoet_form_1{width: 100%;}#mailpoet_form_1 .mailpoet_message {margin: 0; padding: 0 20px;}#mailpoet_form_1 .mailpoet_paragraph.last {margin-bottom: 0} @media (max-width: 500px) {#mailpoet_form_1 {background-image: none;}} @media (min-width: 500px) {#mailpoet_form_1 .last .mailpoet_paragraph:last-child {margin-bottom: 0}} @media (max-width: 500px) {#mailpoet_form_1 .mailpoet_form_column:last-child .mailpoet_paragraph:last-child {margin-bottom: 0}}
Please leave this field empty
When clicking on the button "Let's go..." I agree to the terms and conditions laid out in the Privacy Policy
Check your inbox or spam folder to confirm your subscription.
Follow us
Follow our LinkedIn World of FPGA Page
Intro- and outro music
The music for intro and outro is provided by Cedric Galke x Fachhochschule Dortmund with the title Happy Dance under free license.
The post WFP028 – FPGA Talk #1 FPGA companies appeared first on World of FPGA by David Kirchner.
WFP027 – FPGA Slices
2025/05/13
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-special-heading-tag .heading-char{
font-size:25px;
}
.av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-subheading{
font-size:15px;
}
WoF Podcast
WFP027 – FPGA Slices
@keyframes av_boxShadowEffect_av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 {
0% { box-shadow: 0 0 0 0 ; opacity: 1; }
100% { box-shadow: 0 0 10px 0 ; opacity: 1; }
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 img.avia_image{
box-shadow: 0 0 10px 0 ;
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 .av-image-caption-overlay-center{
color:#ffffff;
}
Shownotes
Episode 27 of the World of FPGA Podcast. We will dive deep into the FPGA architecture. This episode is about slices.
Content of this Episode
What are slices?
Difference between FPGA manufacturer
Configuration
Housekeeping
Links to older episodes
WFP005 – Inside FPGA – basics
WFP006 – Inside FPGA – specialties
Newsletter
#mailpoet_form_1 .mailpoet_form { }
#mailpoet_form_1 .mailpoet_column_with_background { padding: 10px; }
#mailpoet_form_1 .mailpoet_form_column:not(:first-child) { margin-left: 20px; }
#mailpoet_form_1 .mailpoet_paragraph { line-height: 20px; margin-bottom: 20px; }
#mailpoet_form_1 .mailpoet_segment_label, #mailpoet_form_1 .mailpoet_text_label, #mailpoet_form_1 .mailpoet_textarea_label, #mailpoet_form_1 .mailpoet_select_label, #mailpoet_form_1 .mailpoet_radio_label, #mailpoet_form_1 .mailpoet_checkbox_label, #mailpoet_form_1 .mailpoet_list_label, #mailpoet_form_1 .mailpoet_date_label { display: block; font-weight: normal; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea, #mailpoet_form_1 .mailpoet_select, #mailpoet_form_1 .mailpoet_date_month, #mailpoet_form_1 .mailpoet_date_day, #mailpoet_form_1 .mailpoet_date_year, #mailpoet_form_1 .mailpoet_date { display: block; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea { width: 200px; }
#mailpoet_form_1 .mailpoet_checkbox { }
#mailpoet_form_1 .mailpoet_submit { }
#mailpoet_form_1 .mailpoet_divider { }
#mailpoet_form_1 .mailpoet_message { }
#mailpoet_form_1 .mailpoet_form_loading { width: 30px; text-align: center; line-height: normal; }
#mailpoet_form_1 .mailpoet_form_loading > span { width: 5px; height: 5px; background-color: #5b5b5b; }#mailpoet_form_1{border-radius: 0px;text-align: left;}#mailpoet_form_1 form.mailpoet_form {padding: 20px;}#mailpoet_form_1{width: 100%;}#mailpoet_form_1 .mailpoet_message {margin: 0; padding: 0 20px;}#mailpoet_form_1 .mailpoet_paragraph.last {margin-bottom: 0} @media (max-width: 500px) {#mailpoet_form_1 {background-image: none;}} @media (min-width: 500px) {#mailpoet_form_1 .last .mailpoet_paragraph:last-child {margin-bottom: 0}} @media (max-width: 500px) {#mailpoet_form_1 .mailpoet_form_column:last-child .mailpoet_paragraph:last-child {margin-bottom: 0}}
Please leave this field empty
When clicking on the button "Let's go..." I agree to the terms and conditions laid out in the Privacy Policy
Check your inbox or spam folder to confirm your subscription.
Follow us
Follow our LinkedIn World of FPGA Page
Intro- and outro music
The music for intro and outro is provided by Cedric Galke x Fachhochschule Dortmund with the title Happy Dance under free license.
The post WFP027 – FPGA Slices appeared first on World of FPGA by David Kirchner.
WFP026 – FPGA Talk Intro
2025/04/29
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-special-heading-tag .heading-char{
font-size:25px;
}
.av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2 .av-subheading{
font-size:15px;
}
WoF Podcast
WFP026 – FPGA Talk Intro
@keyframes av_boxShadowEffect_av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 {
0% { box-shadow: 0 0 0 0 ; opacity: 1; }
100% { box-shadow: 0 0 10px 0 ; opacity: 1; }
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 img.avia_image{
box-shadow: 0 0 10px 0 ;
}
.avia-image-container.av-lbdasn2o-c7eec03b1056dd0cbbc328c4d0577502 .av-image-caption-overlay-center{
color:#ffffff;
}
Shownotes
Episode 26 of the World of FPGA Podcast. About the hosts. Who are we, what do we do and our FPGA journey.
Welcome to the FPGA Talk with the new co-host Glenn Kirilow
Content of this Episode
Introduction Glenn
Introduction David
Contact between Glenn and David
First FPGA projects
Way to VHDL
PCB Software
Time distribution at work
Issue on Spartan 3
Issue on Zynq
Newsletter
#mailpoet_form_1 .mailpoet_form { }
#mailpoet_form_1 .mailpoet_column_with_background { padding: 10px; }
#mailpoet_form_1 .mailpoet_form_column:not(:first-child) { margin-left: 20px; }
#mailpoet_form_1 .mailpoet_paragraph { line-height: 20px; margin-bottom: 20px; }
#mailpoet_form_1 .mailpoet_segment_label, #mailpoet_form_1 .mailpoet_text_label, #mailpoet_form_1 .mailpoet_textarea_label, #mailpoet_form_1 .mailpoet_select_label, #mailpoet_form_1 .mailpoet_radio_label, #mailpoet_form_1 .mailpoet_checkbox_label, #mailpoet_form_1 .mailpoet_list_label, #mailpoet_form_1 .mailpoet_date_label { display: block; font-weight: normal; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea, #mailpoet_form_1 .mailpoet_select, #mailpoet_form_1 .mailpoet_date_month, #mailpoet_form_1 .mailpoet_date_day, #mailpoet_form_1 .mailpoet_date_year, #mailpoet_form_1 .mailpoet_date { display: block; }
#mailpoet_form_1 .mailpoet_text, #mailpoet_form_1 .mailpoet_textarea { width: 200px; }
#mailpoet_form_1 .mailpoet_checkbox { }
#mailpoet_form_1 .mailpoet_submit { }
#mailpoet_form_1 .mailpoet_divider { }
#mailpoet_form_1 .mailpoet_message { }
#mailpoet_form_1 .mailpoet_form_loading { width: 30px; text-align: center; line-height: normal; }
#mailpoet_form_1 .mailpoet_form_loading > span { width: 5px; height: 5px; background-color: #5b5b5b; }#mailpoet_form_1{border-radius: 0px;text-align: left;}#mailpoet_form_1 form.mailpoet_form {padding: 20px;}#mailpoet_form_1{width: 100%;}#mailpoet_form_1 .mailpoet_message {margin: 0; padding: 0 20px;}#mailpoet_form_1 .mailpoet_paragraph.last {margin-bottom: 0} @media (max-width: 500px) {#mailpoet_form_1 {background-image: none;}} @media (min-width: 500px) {#mailpoet_form_1 .last .mailpoet_paragraph:last-child {margin-bottom: 0}} @media (max-width: 500px) {#mailpoet_form_1 .mailpoet_form_column:last-child .mailpoet_paragraph:last-child {margin-bottom: 0}}
Please leave this field empty
When clicking on the button "Let's go..." I agree to the terms and conditions laid out in the Privacy Policy
Check your inbox or spam folder to confirm your subscription.
Follow us
Follow our LinkedIn World of FPGA Page
Intro- and outro music
The music for intro and outro is provided by Cedric Galke x Fachhochschule Dortmund with the title Happy Dance under free license.
The post WFP026 – FPGA Talk Intro appeared first on World of FPGA by David Kirchner.
WFP025 – FPGA Implementation
2025/04/15
Have you ever asked yourself, what happens during FPGA implementation? In this episode I try to give an answer.
Content of this Episode:
* Placement
* Routing
* After routing process
* Similarity to a PCB layout
And for now come into our Newsletter and also follow us on LinkedIn.
The post WFP025 – FPGA Implementation appeared first on World of FPGA by David Kirchner.
WFP024 – FPGA Synthesis
2025/03/25
Have you ever asked yourself, what happens during FPGA synthesis? In this episode I try to give an answer.
Content of this Episode:
* What is a netlist?
* Synthesis tool
* Elaboration Substep
* Matching to technology
And for now come into our Newsletter and also follow us on LinkedIn.
The post WFP024 – FPGA Synthesis appeared first on World of FPGA by David Kirchner.
WFP023 – FPGA Development Process
2025/03/04
FPGA development is a lot of fun. But also think about an appropriate development process.
Content of this Episode:
* Electronics development process
* Validation vs. Verification
* Difference to the FPGA development process
And for now come into our Newsletter and also follow us on LinkedIn.
The post WFP023 – FPGA Development Process appeared first on World of FPGA by David Kirchner.
WFP022 – VHDL Testbench
2025/02/11
VHDL Testbenches have many interesting features to simulate and test your VHDL module. Let’s have a look into these functions.
Content of this Episode:
* VHDL Testbenches
* Using data files
* Multiple modules
* Automatic tests
* More automation
And for now come into our Newsletter and also follow us on LinkedIn.
The post WFP022 – VHDL Testbench appeared first on World of FPGA by David Kirchner.
WFP021 – 2024 Review and Outlook
2025/01/28
We are looking back on 2024 and then we try an outlook into 2025.
Content of this Episode:
* Welcome in 2024
* Welcome back in this podcast :)
* Review of 2024
* some private facts
* Business
* Outlook into 2025
* Business
* Private things
And for now come into our Newsletter and also follow us on LinkedIn.
The post WFP021 – 2024 Review and Outlook appeared first on World of FPGA by David Kirchner.
Podcast reviews
Read World of FPGA Podcast podcast reviews
SparkEE-blue 2024/07/21
No content
This guy stated the definition of an FPGA simulation for 20 minutes straight.
Podcast sponsorship advertising
Start advertising on World of FPGA Podcast relevant audience podcasts
You may also like to advertise on these Podcasts
4.91363712
The Learning Leader Show With Ryan Hawk
Ryan Hawk
4.92112502
the bossbabe podcast
Natalie Ellis
4.3386152000
The Megyn Kelly Show
SiriusXM
4.947791414
The Shawn Ryan Show
Shawn Ryan
4.5185359
Who, When, Wow!
Tinkercast | Wondery
4.6687881118
Armchair Expert with Dax Shepard
Armchair Umbrella
4.9554162196
The MeidasTouch Podcast
MeidasTouch Network
4.639655
Only Murders in the Building Podcast
Straw Hut Media
4.7831518
The Home Service Expert Podcast
Tommy Mello: $200 Million Founder|Forbes, Inc., Entrepreneur Columnist
4.443501358
Something You Should Know
Mike Carruthers | OmniCast Media